

# LZ2364J

1/3 type B/W CCD Area Sensor for CCIR


## DESCRIPTION

LZ2364J is a 1/3-type (6.0 mm) solid-state image sensor that consists of PN photo-diodes and CCDs(charge-coupled devices). Having approximately 470000 pixels (horizontal 795 × vertical 595), the sensor provides a high resolution stable B/W image.


## FEATURES

- Number of pixels : 752 (H) x 582 (V)  
Pixel pitch :  $6.5 \mu\text{m}$  (H) x  $6.3 \mu\text{m}$  (V)
- Number of optical black pixels  
: Horizontal; front 3 and rear 40  
Vertical; front 11 and rear 2
- Low fixed pattern noise and lag
- No burn-in and no image distortion
- Blooming suppression structure
- Built-in output amplifier
- Variable electronic shutter (1/50 to 1/10 000 s)
- Compatible with CCIR standard
- Package : 16-pin SDIP[CERDIP](WDIPOI 6-N-0450)

## PIN CONNECTIONS



## BLOCK DIAGRAM



**PIN DESCRIPTION**

SYMBOL	PIN NAME
OD	Output transistor drain
OS	Video output
$\phi_{RS}$	Reset transistor clock
$\phi_{V1}, \phi_{V2}, \phi_{V3}, \phi_{V4}$	Vertical shift register clock
$\phi_{H1}, \phi_{H2}$	Horizontal shift register clock
$\phi_{LH1}$	Horizontal shift register final stage clock
OFD	Overflow drain
Pw	P type well
GND	Ground
NC <sub>1</sub> , NC <sub>2</sub>	No connection

**ABSOLUTE MAXIMUM RATINGS**

(Ta = 25°C)

PARAMETER	SYMBOL	RATING	UNIT
Output transistor drain voltage	V <sub>OD</sub>	0 to +18	v
Reset gate clock voltage	V <sub>φRS</sub>	-0.3 to +18	v
Vertical shift register clock voltage	V <sub>φV</sub>	V <sub>PW</sub> to +18	v
Horizontal shift register clock voltage	V <sub>φH</sub>	-0.3 to +18	v
Horizontal shift register final stage clock voltage	V <sub>φLH</sub>	-0.3 to +18	v
Overflow drain voltage	V <sub>OFD</sub>	0 to +55	v
Voltage difference between PW and vertical clock	V <sub>PW</sub> - V <sub>φV</sub>	-28 to 0	v
Storage temperature	T <sub>sta</sub>	-20 to +80	°C
Operating ambient temperature	T <sub>opr</sub>	-20 to +70	°C

## RECOMMENDED OPERATING CONDITIONS

PARAMETER		SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Operating ambient temperature		$T_{OPR}$		25.0		°C	
Output transistor drain voltage		$V_{O0}$	14.5	15.0	16.0	v	
Overflow drain voltage	When DC is applied	$V_{oM}$	5.0		19.0	v	1
	When pulse is applied p-p level	$V_{\phi OFD}$	23.0			v	2
Ground		GND		0.0		v	
P-well voltage		$V_{PW}$	-10.0			$V_{\phi VL}$	v
Vertical shift register clock	LOW level	$V_{\phi V1L}, V_{\phi V3L}$ $V_{\phi V2L}, V_{\phi V4L}$	-9.5	-9.0	-8.5	v	
	INTERMEDIATE level	$V_{\phi V1I}, V_{\phi V3I}$ $V_{\phi V2I}, V_{\phi V4I}$		0.0		v	
	HIGH level	$V_{\phi V1H}, V_{\phi V3H}$	16.0	16.5	17.0	v	
Horizontal shift register clock	LOW level	$V_{\phi H1L}, V_{\phi H2L}$	-0.05	0.0	0.05	v	
	HIGH level	$V_{\phi H1H}, V_{\phi H2H}$	4.7	5.0	6.0	v	
Horizontal shift register final stage clock	LOW level	$V_{\phi LH1L}$	-0.05	0.0	0.05	v	
	HIGH level	$V_{\phi LH1H}$	4.7	5.0	6.0	v	
Reset gate clock	LOW level	$V_{\phi RSL}$	0.0		$V_{OD}-11.0$	v	
	HIGH level	$V_{\phi RSH}$	$V_{OD}-6.5$		10.0	v	
Vertical shift register clock frequency		$f_{\phi V1}, f_{\phi V2}$ $f_{\phi V3}, f_{\phi V4}$		15.63		kHz	
Horizontal shift register clock frequency		$f_{\phi H1}, f_{\phi H2}$ $f_{\phi LH1}$		14.18		MHz	
Reset gate Clock frequency		$f_{\phi RS}$		14.18		MHz	

\* Connect NC 1 and NC2 to GND directly or through a capacitor larger than 0.047  $\mu$ F.

## NOTES :

1. When DC voltage is applied, shutter speed is 1/W seconds.
2. When pulse is applied, shutter speed is less than 1/50 seconds

**ELECTRICAL CHARACTERISTICS (Drive method : Field Accumulation)**

(Ta = 25°C, Operating conditions : typical values for the recommended operating conditions, Color temperature of light source : 3200 K / IR cut-off filter (CM-500, 1 mmt))


PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Standard output voltage	Vo		150		mV	2
Photo response non-uniformity	PRNU			10	%	3, 4
Saturation output voltage	Vsat	650			mV	3, 5
Dark output voltage	Vdark		0.5	3.0	mV	1, 6
Dark signal non-uniformity	DSNU		0.5	2.0	mV	1, 3, 7
Sensitivity	R	300	400		mV	8
Gamma	Y		1			
Smear ratio	SMR		-75	-70	dB	9, 10
Image lag	AI			1.0	%	11
Blooming suppression ratio	ABL	1000				9, 12
Output transistor drain current	I <sub>OD</sub>		4.0	8.0	mA	
Output impedance	R <sub>O</sub>		350		Ω	
Dark noise	V <sub>Noise</sub>		0.2	0.3	mV	13
OB difference in level				1.0	mV	1, 14

**NOTES :**

1. Ta : +60°C
2. The average output voltage under the uniform illumination. The standard exposure condition is defined when Vo is 150 mV.
3. The image area is divided into 10x 10 segments. The segment's voltage is the average output voltage of all the pixels within the segment.
4. PRNU is defined by  $(V_{max} - V_{min})/V_o$ , where V<sub>max</sub> and V<sub>min</sub> are the maximum and the minimum values of each segment's voltage respectively, under the standard exposure condition.
5. The minimum segments voltage under 10 times exposure of the standard exposure condition.
6. The average output voltage under the non-exposure condition.
7. DSNU is defined by  $(V_{dmax} - V_{dmin})$ , where V<sub>dmax</sub> and V<sub>dmin</sub> are the maximum and the minimum values of each segment's voltage respectively, under the non-exposure condition.


8. The average output voltage when a 1 000 lux light source with a 90% reflector is imaged With a lens at F4, f50 mm.
9. The sensor is exposed only in the central area of V/I O square, where V is the vertical image size.
10. SMR is defined by the ratio of the smear voltage detected during the vertical blanking period to the maximum output voltage in the V/I O square, with a lens at F4.
11. The sensor is exposed at the exposure level corresponding to the standard condition. AI is defined by the ratio of the lag voltage measured at the 1st field during the non-exposure period to the standard output voltage.
12. ABL is defined by the ratio of the exposure at the standard condition to the exposure at a point where a blooming is observed.
13. The RMS value of the dark noise after CDS. The bandwidth range is from 100 kHz to 5.0 MHz. SC trap on.
14. The difference of the average output voltage between the effective area and the OB area under the non-exposure condition.

## PIXEL STRUCTURE





N CCD AREA SENSORS


## SPECTRAL RESPONSE EXAMPLE



## TIMING DIAGRAM EXAMPLE




## HORIZONTAL TRANSFER TIMING




## READOUT TIMING

(1st, 3rd HELD)



(2nd, 4th FIELD)



## SYSTEM CONFIGURATION EXAMPLE

